Cookies on this website

We use cookies to ensure that we give you the best experience on our website. If you click 'Accept all cookies' we'll assume that you are happy to receive all cookies and you won't see this message again. If you click 'Reject all non-essential cookies' only necessary cookies providing core functionality such as security, network management, and accessibility will be enabled. Click 'Find out more' for information on how to change your cookie settings.

A novel pulse-stream neural network chip has been described. Unlike many other analogue designs, it makes use of both parallel computations, and fast analogue procesing for an efficient hardware implementation. For a chip of 10,000 synapses and a master clock of 1MHz, over 1010 operations/sec are possible. It is hoped that further work on this design will lead to on-chip learning, using an algorithm under development for implementation in VLSI.


Conference paper

Publication Date



64 - 68